TOPC 1

PRELIMINARY SPECIFICATIONS

FOR ALC 1/0 BUS CONTROLLER


Texas Instruments Consumer Products Group

12/16/81

1. General Description


- * SMALL PACKAGE 22 min DIP
- * SINGLE VOLINGE WIDE RANGE POWER SUPPLY ... 3 to 12 Volto proposed ...
- * TTL CMOS COMPATIBILITY ON MPU INTERPACE
- * SATISFIES ALC 1/0 BUS REQUIREMENTS
- * EASY INTERPACE TO POPULAR MICROPROCESSORS
- * HIGH SPEED OPERATION
 ... will work with S MHz TMS-7000 ...
- * 2 MODES OF OPERATION AND TEST MODE

2. SIGNAL DECORIPTION - MPU BUS INTERFACE



- * 1/00 1/03 BIDIRECTIONAL DATA BUS ... WHEN MS-1, USED AS INPUTS ONLY ...
- * CS, RS, E CONTROL LINES FOR DATA TRANSFER
- * RD/WR CONTROL LINE FOR DIRECTION OF DATA TRANSFER ... WHEN MS-1, USED AS MSD OF DATA OUTPUT ...
- * 00 02 USED AS DATA OUTPUTS WHEN MC-1
- & RES RESET/POWER UP CLEAR IMPUT
- * IRQ INTERRUPT REQUEST WITH WIRED-OR CAPABILITY
- * MS MODE SELECT IMPUT

2. SIGNAL DESCRIPTION - ALC 1/0 DUS INTERFACE



- * DO-D3 BIDIRECTIONAL DATA LINES
- * HER BIDIRECTIONAL HANDSHAKE LIME
- * PAV PIDIRECTIONAL DUS-AVAILABLE LINE

* REMARKS:

- ALL MPU INTERFACE OUTPUTS HAVE 2-STATE CAPABILITY
- ALL ALC I/O INTERFACE LINES MAVE OPEN DRAIN OUTPUTS AND AND HIGH VOLTAGE PROTECTED INPUTS


4. INTERNAL DESCRIPTION

	**			3 3 5				Ţ	38C				!<	MS BES-
				1 1 1				COM:	rect				1<	E- ES
				1				LO	oic					CS- >RD/WR- (CS)
			*	•	!!!		!	! !	1-1 B.C - per 1 2-per ment m			1		Company
					!			!		. 1	1	1	:	
					1 1		1	; ;		;		i de la companya de l		
		al.C	!		1 1		Dat:							
	1		!	•	1 1	1	resis		<u> </u>		!	loutrut	i 3:	->00-02
D0-D34	>!I	70	! <			> :		1	٠				2	
	1		!		! !	!	RO	1 -	[·\		thuffer	.}	
4	! 5	us.			; ;	1			:	1 1	!	1	. ;	
7	;	5			1 1			, !	;		; !			
		U U	1 1				1	; !	1	1				
	:	÷		ALC	i i	1	Contr	-011	:	;		1		
HSK	:>i	-	1		1		State			<u> </u>		Linnut	! !	
	1	e e	!<>	contro	11<-									->I/00-I/03
EWY.	1>1	i.	i i	losic	1 .	!	R1	! -				lbuffer	!	
	ļ		•	 		;						1	. !	

5. INTERNAL REGISTERS

	* D/	\TA	R0				ΤίΖW	RIT	E. R	E G	ISTER	R. ADDRESSED AS RO (RS-O)
	* C0	MY.	ROL					OML	Y R	EG	ISTER	R, ADDRESSED AS RI (RS-1 RD/WR-0).
	Meb	;	3	;	2	. !	1	 }		· }	LEB	
			:	- 100 / 100	1		1					. HCK/RESET . BAV . INHIBIT . TEST
	* 91		US:	REC 4-E			D-0	M.Y	RE	GI:	STER,	ADDRESSED AS R1 (RS-1 RD/WR-1)
	MEIB]	3	}	2		1	;	0	1 1	LCP	
			!		i ;		1		1	and the control of th	*** *** **** **** ****	HSK LINE BAY LINE HNHIBIT/SOM (start of message) IRO-ACTIVE
STATL	!S		3		2							
		1	0		<u></u>	 !	M	ORM	ΛL	STA	ME	
		!	0		1	1	ŗ	MHI	BIT	£:*	TATE	
		!	<u>i</u>	}	<u> </u>	!	Λ	CTI	ŲĘ	I FO	Ţţ	
		!	1		j	!	9.	TAR	τ ο	<u> [</u>	MESSA	MGE.

4. MPU INTERFACE TIMING - MODE O



7. MPU INTERFACE TIMING - MODE-1

		READ CYCLE			WRITE CYCLE	
t.a.m.	1	THE CONT. NOTE: 1 MAY 1860 TO SEE THE CONT. AND A SEE THE CONT. OF SEC.	/	/		
MS	0	\$				
g ^{ton} s, g ^{ton} s	1		· · · · · · · · · · · · · · · · · · ·	/	n 1	# : m : m : m : m : m : m : m : m : m :
CS	0 1		i !		i 1 1	:
	1			/		A make how a law count
E	0					1
1,70	The service space county a conf service on a const. Service in the			/		F
lines		115 - 7.		/ 114-7	valid inputs	1 111 - 7
	1	in and an age of the part of t		*	Construction was a second or the construction of the construction	The second residence and the second residence are s
00-03	Hi-Z!	data valid	H5-2 /		data valid	1 H15-Z
) :			

- S. Electrical Characteristics
- 1. Technology CMOS
- 2. Orerating Temperature Range 0 C 370 C
- 3. Input/Output Characteristics see Table 1 and 2
- 4. Timins Requirements see Section 3

Table 1

Input-Output Characteristics for

1/0 0 - 1/0 3, CS, RS, E, RO/WR-(03), 0 0 - 0 2, RES

	Vdd (Vdc)	MIN	! MAX	
1			5	,
) Vih (note 1)			10	, ,
		0	.8	·
! (note !)!	•	0	3	·
l Voh	5	4.5	5	
! (note 2)!	10	Ģ	10	·
l Vol	•	0	.05	
(note 2):	10	0	1	Ų į

Note 1 - not applicable for 0.0 - 0.2

Note 2 - not arrlicable for CS. E. RS. MS and RES lines

Table 2

Input-Output Characteristics for

D O - D 3, HSK, DAV, IRQ (Oren Brain Outruts)

	I MIN	: ! MAX !	lumer Lumer	
5	**************************************	10	Ų	
'	<u>)</u>	•	•	
		1 5	Ų	
'	1	· ————————————————————————————————————	Ų	
	0	, /	Ų	
	1		mΛ	
	5 10 5 10 5	(Vdc)	(Vac) MIN MAX (Vac)	

Note 3 - not arricable for IRQ line (output only)

Remarks:

At Vdd=5Vdc input lines I/O O = I/O 3, CS, RS, MS, E, RD/WR and RES should be TTL compatible and output lines I/O O = I/O 3, O O = O 3 should be CMOS compatible.

9. Timino Sequirements

Internal Gate Delay - 10 nsec (max @ Vdd=5 Vdc)

I/O Pair Delay - 20 nsec (max @ Vdd=5 Vdc)

Data Held Time (note 4) - 10 nsec (max @ Vdd=5 Vdc)

Turn Off Time (3-state buffer) - 10 nsec (max @ Vdd=5 Vdc)

Note 4 - for latches indicated by letter Λ on losic diagram after active transition on CP line (from MICH-to-LOW)


10. Lagic Elements Description

- 1. Latches Δ similar in function to SN74374 (data latched on transition from High-te-LOW on CP line, see Figure 2)
- 2. Gates B have oren drain outruts (Isink=4mA)
- 3. Gates C have 3-state outruts (see Figure 1 below)
- 4. Gates D have input characteristics as CD4050, but Vin(max)=12 Vdc
- 5. Flir-Flors E see Figure 2 below
- 6. Flir-Flors F see Figure 4 below
- 7. Flir-Flors G see Figure 5 below

Figure 1 - Gates 'C'

I>!	(C)	->0
; C	l T	, 0 ;
1 1	•	Hi-Z i
		0 1
1 0	1 1	


Figure 2 - Flir-Flors (A)



	CLE	9	Q	0
0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0	0	1
 1		0		0
X	/	0	Q .	Q
X	X	3	4	0

NO CHANGE


Figure 3 - Flir-Flors (E)



	CLK	R	<u>()</u>	Q !
0	/	0	0	1.
1 1		0		0
 X		0	Q	0
: X	X	1	0	1 1

NO CHANGE


Figure 4 - Flir-Flors 'F'



1	: CLK	R	: S	•	Q Q
		0	0 1	0	1
! 1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0	-0	1	0
! X	 /	0	0	Q	_ Q
; X	1 V	1	0	0	1
; ———— ; ————	: X	0	1	1	
;	; X	1	1	4	1 1 1 1

NO CHANGE

Figure 5 - Flir-Flors 'S'



]]	CLK	E	! ! Q	
 0		0	0	1 1
1		0		0
X		0	0	_ Q
X	X	4	0	1

MO CHAMGE

